Question	Answer	Marks
1(a)	– A	1
1(b)	- C	1
1(c)	- Control unit	1
1(d)	Any <b>two</b> from: - (The CPU completes) 2.4 billion cycles/clock pulses <b>per second</b>	2
1(e)(i)	Any <b>two</b> from: - Stores data that has been fetched/to be written to memory	2
1(e)(ii)	Any three from: - Memory address register // MAR - Program counter // PC - Current instruction register // CIR - Accumulator // ACC	3

Question	Answer	
3(a)(i)	<ul> <li>The maximum number of FDE cycles/instructions a CPU can perform/process/execute in a second</li> </ul>	1
3(a)(ii)	<ul> <li>Increases/improves the performance // Tasks can be performed quicker/faster</li> <li> because more FDE cycles/instructions can be processed in a second</li> </ul>	2
3(b)	<ul> <li>Stores addresses</li> <li> of next instruction/data to be fetched // where data is to be written to</li> </ul>	2
3(c)	<ul> <li>Instruction set</li> </ul>	1

Question	Answer	Marks
4(a)	Any two from:-Performs a single/limited/dedicated function/task-It has a microprocessor-It has dedicated hardware-Uses firmware-It is normally built into a larger device/system-User normally cannot reprogram-It does not require much power-It is cheap to manufacture-Works automatically // works without human intervention-It is small (in size)-It is a real-time system	2
4(b)	One mark for each correct system: - security light system - freezer - vending machine	3

Question	Answer	Marks
3(a)	<ul> <li>Accumulator (ACC)</li> <li>Control unit (CU)</li> <li>Program counter (PC)</li> </ul>	3
3(b)	<ul> <li>Any two from:</li> <li>It is a type of storage</li> <li>that stores frequently used data/instructions</li> <li>To speed up access</li> <li> as it is faster to access than RAM</li> <li>It has different levels e.g. L1 – L3</li> </ul>	2
3(c)	– Clock	1
3(d)	<ul> <li>Arithmetic logic unit // ALU</li> </ul>	1

Question	Answer	Marks
2(a)	<ul> <li>Any one from:</li> <li>To perform a fetch-decode-execute cycle</li> <li>To process / execute an instruction</li> </ul>	1
2(b)	Two from:         It may increase the performance       because more instructions can be processed simultaneously	2
2(c)(i)	Two from:         • To store / holds data / address / instruction         • temporarily	2

Question	Answer	Marks
2(c)(ii)	One mark for correct name of bus. Two marks for matching description.	3
	Address bus Transmit / carries addresses … … between <b>components</b> in the CPU	
	Data bus Transmit / carries data … … between <b>components</b> in the CPU	
	Control bus Transmits control signals … … from the <b>control unit</b> to other <b>components</b> in the CPU	
2(d)	Any two from:	2
	e.g. Keyboard // Keypad Mouse Touchscreen Digital camera QR code scanner Barcode scanner 2D scanner Microphone	
2(e)	<ul> <li>Any one from:</li> <li>Speakers</li> <li>Headphones</li> </ul>	1
2(f)	<ul> <li>random access memory (RAM)</li> <li>read only memory (ROM)</li> </ul>	2

Question	Answer	Marks
2(g)	<ul> <li>Any three from:</li> <li>Receives data from the self-checkout system</li> <li>Compares the book data received to stored book data</li> <li> that is a database of stock</li> <li>If the book is found it decrements the book stock by 1</li> <li>If the book is not found an error message is displayed</li> </ul>	3

Question	Answer	Marks
2(a)	One mark for each correct bus (max 2) and one mark for corresponding description of transmission	4
	<ul> <li>Data bus</li> <li> responsible for transmitting data/instructions</li> </ul>	
	<ul> <li>Control bus</li> <li> responsible for transmitting control <u>signals</u></li> </ul>	
2(b)	Any one from:	1
	<ul><li>Fetch</li><li>Decode</li></ul>	
2(c)	Any two from:	3
	<ul> <li>To temporarily store data</li> <li>It stores the result of interim calculations</li> </ul>	
	One from:	
	Arithmetic logic unit / ALU	

Question	Answer	Marks
7	One mark for each correct term in the correct order	7
	<ul> <li>Fetched</li> <li>MDR</li> <li>Data bus</li> <li>Decoded</li> <li>ALU</li> <li>Calculations</li> <li>Execute</li> </ul>	

Question	Answer	Marks
2(a)(i)	Random access memory // RAM	1
2(a)(ii)	One mark for each correct stage Second stage • Decode Third stage • Execute	2
2(a)(iii)	Any two from: Memory address register // MAR Memory data register //MDR Program counter // PC Control unit // CU Address bus Data bus Control bus	2

Questio	n Answer				Marks
6(a)	One mark per each correct row.				6
	Statement	MAR (✓)	MDR (✓)	PC (✓)	
	it is a register in the CPU	$\checkmark$	~	~	
	it holds the address of the next instruction to be processed	(✓)		$\checkmark$	
	it holds the address of the data that is about to be fetched from memory	~		(✓)	
	it holds the data that has been fetched from memory		~		
	it receives signals from the control unit	~	~	~	
	it uses the address bus to send an address to another component	$\checkmark$		$\checkmark$	
6(b)	– Arithmetic Logic Unit // ALU				1
Question	Answer				Marks
	Any <b>three</b> from: e.g. Any <b>three</b> from: e.g. A suitable description of any error that might occur A peripheral is connected/disconnected A key on a keyboard is pressed A mouse button click A phone/video call is received A buffer requires more data A printer has a paper jam A printer runs out of paper A printer runs out of ink When switching from one application to another				3

	- when switching from one application to another			
	NOTE: If three suitable different errors are described, this can be awarded three marks.			
9(b)	Any one from: - The computer would only start a new task when it had finished processing the current task // by example - Computer will not be able to multitask Errors may not be doalt with	1		

Errors may not be dealt with
 Computer would become impossible to use

Question	Answer			
5	One mark per correct term or description.			
	Component name Description			
	Memory Address Register (MAR)(A register that) holds the address of the data/instruction that needs to be fetched/processed // holds the address of where the data needs to be stored.		_	
	Program Counter (PC)	(A register that) holds the address of the <b>next</b> / <b>current instruction</b> to be processed.	-	
	accumulator // ACC	This is a register that is built into the arithmetic logic unit. It temporary holds the result of a calculation.		
	memory data register // MDR	This is a register that holds data or an instruction that has been fetched from memory.		
	Control Unit (CU)	Sends control signals to control the flow of data through the CPU // manages the execution of instructions in the CPU		
	address bus	This carries addresses around the CPU.		

Question	Answer				
10(a)	One mark per each correct row				
	Statement	ALU (✓)	CU (√)	RAM (√)	
	Stores data and instructions before they enter the central processing unit (CPU)			~	
	Contains a register called the accumulator	~			
	Manages the transmission of data and instructions to the correct components		~		
	Contained within the CPU	~	$\checkmark$		
	Uses the data bus to send data into or out of the CPU	(✓)		~	
	Carries out calculations on data	~			
10(b)	Any <b>two</b> from: - MAR - MDR // MBR - PC - CIR // IR				

Question	Answer	Marks
8(a)	<ul> <li>Instructions and data stored in the same/main memory</li> <li>Instructions fetched and executed in order / one after another / in sequence</li> </ul>	2
8(b)(i)	<ul> <li>Holds the address</li> <li> of next / current instruction</li> </ul>	2
8(b)(ii)	<ul> <li>Any two from:</li> <li>Carries / transfers control signals/instructions // carries/transfers commands</li> <li> from CPU/CU to components // from devices to CPU/CU</li> <li>To synchronise the FE cycle</li> </ul>	2
8(c)	<ul> <li>Any two from: <ul> <li>To identify that the processor's attention is required // to stop the current process/task</li> <li>To allow multitasking</li> <li>To allow for efficient processing // prioritising actions</li> <li>To allow for efficient use of hardware</li> <li>To allow time-sensitive requests to be dealt with</li> <li>To avoid the need to poll devices</li> </ul> </li> </ul>	2